Study with the several resources on Docsity
Earn points by helping other students or get them with a premium plan
Prepare for your exams
Study with the several resources on Docsity
Earn points to download
Earn points by helping other students or get them with a premium plan
Community
Ask the community for help and clear up your study doubts
Discover the best universities in your country according to Docsity users
Free resources
Download our free guides on studying techniques, anxiety management strategies, and thesis advice from Docsity tutors
1. Datapath Modification Modify the datapath and control signals to perform the new instructions in the corresponding datapath. Use the minimal amount of additional hardware and clock cycles/control states. Remember: • When adding new instructions, don't break the operation of the standard ones. • Avoid adding ALUs, adders, Reg Files, or memories to the datapath • You can add MUXes, logic gates, etc. but try to do minimally. (these cost in terms of area, cycle time, etc) • You can add or remove step(s) to the datapath execution if it’s necessary, but try to do minimally The new Instruction to be added to the standard multicycle datapath 1. Load Word Register (uses R instruction format) lwr Rt, Rd (Rs) #Reg[Rt] = Mem[Reg[Rd]+Reg[Rs]] 2. Add 3 operands (new instruction format: opcode(6), rs(5), rt(5), rd(5), rx(5), (6 bits not used)) add3 Rd, Rs, Rt, Rx #Reg[Rd] = Reg[Rs] + Reg[Rt] + Reg[Rx] 3. Add to Memory (new instruction format: opcode(6), rs(5), rt(5), rd(5), offset(11)) addm
Typology: Schemes and Mind Maps
1 / 1
Copyright © 2024 Ladybird Srl - Via Leonardo da Vinci 16, 10126, Torino, Italy - VAT 10816460017 - All rights reserved