Docsity
Docsity

Prepare for your exams
Prepare for your exams

Study with the several resources on Docsity


Earn points to download
Earn points to download

Earn points by helping other students or get them with a premium plan


Guidelines and tips
Guidelines and tips

Op-amp Circuits: Math Operations & Voltage Following with Operational Amplifiers, Lab Reports of Engineering

This document from rensselaer polytechnic institute provides instructions for experiment 4 in the electronic instrumentation engr-4300 course. It covers the use of operational amplifiers (op-amps) in circuits for mathematical operations such as integration, differentiation, and voltage following. Schematics, instructions for simulations using pspice, and questions for students to answer.

Typology: Lab Reports

Pre 2010

Uploaded on 08/09/2009

koofers-user-nbd
koofers-user-nbd 🇺🇸

10 documents

1 / 16

Toggle sidebar

Related documents


Partial preview of the text

Download Op-amp Circuits: Math Operations & Voltage Following with Operational Amplifiers and more Lab Reports Engineering in PDF only on Docsity! Electronic Instrumentation ENGR-4300 Experiment 4 Experiment 4 Op-Amp Circuits Purpose: In this experiment, you will learn about operational amplifiers (or op-amps). Simple circuits containing operational amplifiers can be used to perform mathematical operations, such as addition, subtraction, and multiplication, on signals. They can also be used to take derivatives and integrals. Another important application of an op-amp circuit is the voltage follower, which serves as an isolator between two parts of a circuit. Several op-amp chips have the same pin configuration, two examples are the 741 op-amp and the LF351 op-amp. The demo version of Capture doesn’t have the LF351 version available, so the modeling will be done using the 741 op-amp (a.k.a. μ741 op-amp.) The LF351 is somewhat better for our application and will extend the battery lifetime. Model the experiment in PSpice using the 741 but build it using the LF351 if you experience problems with the 741 in the circuit. Equipment Required:  DMM (HP 34401A 6-1/2 Digit Multimeter)  Rensselaer IOBoard Rev D (with Mobile Studio Desktop)  DV Voltage Source (Rensselaer IOBoard, and two 9V batteries) Students in JEC 4107/4104 should use the HP power supply, and avoid battery issues.  Analog I/O (Rensselaer IOBoard)  Protoboard  Some Resistors (50, 1k, 10k and 100kΩ))  uA741 or LF351 op-amp (LF351 is used if uA741 in kit is bad) Helpful links for this experiment can be found on the links page for this course: http://hibp.ecse.rpi.edu/~connor/education/EILinks.html#Exp4 Part A – Introduction to Op-Amp Circuits Background Elements of an op-amp circuit: Figure A-1 below is a schematic of a typical circuit built with an op-amp. U 1 L F 3 5 1 / N S + 3 - 2 V + 7 V - 4 O U T 6 B 2 5 B 1 1 U 3 u A 7 4 1 + 3 - 2 V + 7 V - 4 O U T 6 O S 1 1 O S 2 5 V + 9 V V - - 9 V V + 9 V V - - 9 V 0 0 V o u t V o u t R f e e d b a c k 1 0 k R 1 1 k R 1 1 k R f e e d b a c k 1 0 k R l o a d R l o a d 0 0 V i n V i n 0 0 Figure A-1. Drawn with both 741 and a LF351 op-amps (Rload ≈ 1kΩ).). The circuit performs a mathematical operation on an input signal. This particular op-amp circuit will invert the input signal, Vin, and make the amplitude 10 times larger. This is equivalent to multiplying the input by -10. Note that there are two DC voltage sources in addition to the input. These two DC voltages power the op-amp. The circuit needs additional power because the output is bigger than the input. Op-amps always need this additional pair K.A. Connor, S. Bonner, P. Schoch 1 of 16 Revised: 12/4/2020 Rensselaer Polytechnic Institute Troy, New York, USA Electronic Instrumentation ENGR-4300 Experiment 4 of power sources. The two resistors Rfeedback and R1 determine how much the op-amp will amplify the output. If we change the magnitude of these resistors, we do not change the fact that the circuit multiplies by a negative constant; we only change the factor that it multiplies by. The load resistor Rload is not part of the amplifier. It represents the resistance of the load on the amplifier. Powering the op-amp: The two DC sources, (labeled as V+ and V-, but also often labeled as ± VCC), that provide power to the op-amp are typically set to have an equal magnitude but opposite sign with respect to the ground of the circuit. This enables the circuit to handle an input signal which oscillates around 0V, like most of the signals we use in this course. (Note the signs on the sources in the circuit above.) The schematic in Figure A-2 shows a standard ± VCC configuration for op-amps. The schematic symbols for a battery are used in this schematic to remind us that these supplies need to be a constant DC voltage. They are not signal sources. Figure A-2. Students in JEC 4201 use two 9V batteries for power. Batteries are self explanatory. Students in JEC 4107/4104 should use the HP E3631A supplies for power. The HP E3631A power supply provides two variable supplies with a common ground (for ±VCC ) plus a variable low voltage supply (not used in this lab). The power supply jack labeled "COM" between the VCC supplies should be connected to circuit ground. When you supply power to the op-amp, adjust the two voltage levels so that +VCC and VCC are equal, but opposite in sign, at 9V. These are independent and adjusted separately. Note that in PSpice, there are two ways to represent a source with a negative sign. Figure A-3 shows the two options: you can either set the voltage source to a negative value, or you can reverse the polarity of the source. = 0 V 1 - 1 5 V V 2 1 5 V 0 Figure A-3. The op-amp chip: Study the chip layout of the LF351 and 741 op-amps is shown in Figure A-4. Both have the same pin numbers and names. Either op-amp can be used without changing the circuit. The standard procedure on DIP (dual in-line package) "chips" is to identify pin 1 with a notch in the end of the chip package. The notch always separates pin 1 from the last pin on the chip. In the case of the LF351, the notch is between pins 1 and 8. Pin 2 is the inverting input. Pin 3 is the non-inverting input, and the amplifier output, VO, is at pin 6. These three pins are the three terminals that normally appear in an op-amp circuit schematic diagram. The +VCC and VCC connections (7 K.A. Connor, S. Bonner, P. Schoch 2 of 16 Revised: 12/4/2020 Rensselaer Polytechnic Institute Troy, New York, USA 9V 9 Electronic Instrumentation ENGR-4300 Experiment 4 o Use the cursors to mark the amplitudes of the input and output of the circuit. o Calculate the actual gain on the circuit. Is this close to the gain predicted by the equation? o Print out this plot and include it with your report.  Run a transient of the circuit with a much higher input amplitude. o Change the amplitude of the source to 5V and rerun the simulation. o What does the equation predict for the behavior this time? Does the circuit display the output as expected? What happened? o Use the cursors to mark the maximum value of the input and output of the circuit. o What is the magnitude of the output of the circuit at saturation? o Print out this plot and include it with your report. Build an Inverting Amplifier In this part of the circuit, you will build an inverting amplifier. Build the circuit using the 741 or LF351 op-amp. Students in JEC 4201 use batteries to provide the +9V and –9V power sources.  Build the inverting op-amp circuit in Figure A-7 on your protoboard. o Don’t neglect to wire the DC power voltages at pins 4 and 7. Do not connect pin 4 and 7 to ground. They go through the power supply to ground. o For students in JEC 4107/4104, do not forget to set both the positive and negative values on the DC power supply. One does not automatically set when you set the other. Do not forget to attach the common ground for the power supply voltages to the ground for the circuit as a whole.  Examine the behavior of your circuit. o Take a picture with the IOBoard software of the input and output of the circuit at 1kHz and 200mV amplitude and include it in your report. o What was the gain of your circuit at this amplitude and frequency? [Use the signals to calculate the gain, not the values of the resistors.] o Saturation: Change Rfeedback to a 22kΩ) resistor. Vary the amplitude of the function generator until the op-amp output starts to saturate. At about what input amplitude does this happen? What is the magnitude of the output of the circuit at saturation? How does this compare with the saturation voltage found using PSpice? Summary As long as one remains aware of some of their limitations, op-amp circuits can be used to perform many different mathematical operations. That is why collections of op-amp circuits have been used in the past to represent dynamic systems in what is called an analog computer. There are some very good pictures of analog computers and other computers through the ages at H.A. Layer’s Mind Machine Web Museum. A link is located on the course links page. Part B – Voltage Followers Background The voltage follower: The op-amp configuration in Figure B-1 is called a voltage follower or buffer. Note that the circuit above has no resistance in the feedback path. Its behavior is governed by the equation: inout VV  . K.A. Connor, S. Bonner, P. Schoch 5 of 16 Revised: 12/4/2020 Rensselaer Polytechnic Institute Troy, New York, USA Electronic Instrumentation ENGR-4300 Experiment 4 u A 7 4 1 + 3 - 2 V + 7 V - 4 O U T 6 O S 1 1 O S 2 5Vin Vout V B V A Figure B-1. If one considers only the equation inout VV  , this circuit would appear to do nothing at all. In circuit design, however, voltage followers are very important and extremely useful. What they allow you to do is completely separate the influence of one part of a circuit from another part. The circuit supplying Vin will see the buffer as a very high impedance, and (as long as the impedance of the input circuit is not very, very high), the buffer will not load down the input. (This is similar to the minimal effect that measuring with the scope has on a circuit.) On the output side, the circuit sees the buffer as an ideal source with no internal resistance. The magnitude and frequency of this source is equal to Vin, but the power is supplied by ± VCC. The voltage follower is a configuration that can serve as an impedance matching device. For an ideal op-amp, the voltages at the two input terminals must be the same and no current can enter or leave either terminal. Thus, the input and output voltages are the same and Zin = Vin/Iin  . In practice Zin is very large which means that the voltage follower does not load down the source. Experiment A Voltage Follower Application In this part, we will investigate the usefulness of a voltage follower using PSpice.  Begin by creating the circuit pictured in Figure B-2 below in PSpice. R 1 1 k R 2 1 k R 3 1 0 0 V 1 F R E Q = 1 k V A M P L = 0 . 1 V V O F F = 0 0 V V Figure B-2. o The source has amplitude of 100mV and a frequency of 1kHz. o The impedance of the function generator is assumed to be negligible and has been left out. o R1 and R2 are a voltage divider and R3 is the load on the voltage divider.  Run a simulation that displays three cycles of the input. o Run the simulation, mark the amplitude of the voltages shown, and print the plot for your report. o If we combine R3 and R4 in parallel, we can demonstrate that the amplitude of the output is correct for this circuit. o What if our intention when we built this circuit was to have the input to the 100Ω) resistor be the output of the voltage divider? i.e. We want the voltage across the load (R4) to be ½ of the input voltage. Clearly the relationship between the magnitudes of the 100Ω) resistor and the 1kΩ) resistor in the voltage divider will not let this occur. A voltage follower is needed. K.A. Connor, S. Bonner, P. Schoch 6 of 16 Revised: 12/4/2020 Rensselaer Polytechnic Institute Troy, New York, USA Electronic Instrumentation ENGR-4300 Experiment 4  Modify the circuit you created by adding an op-amp voltage follower between R3 and R4, as shown in Figure B-3 on the next page: U 1 u A 7 4 1 + 3 - 2 V + 7 V - 4 O U T 6 O S 1 1 O S 2 5 V + 9 V V - - 9 V 0 V o u t R 4 1 0 0 o h m 0 V i n 0 R 2 1 k R 3 1 k V V Figure B-3. o The op-amp is called uA741 and is located in the “EVAL” library. o Be careful to make sure that the + and – inputs are not switched and that the two DC voltage supplies have opposite signs.  Rerun the simulation o Place voltage markers at the three locations shown. o Rerun the simulation, mark the amplitude of the voltages shown, and print the plot for your report. o What is the voltage across the 100Ω) load now? Have we solved our problem? o The voltage follower has isolated the voltage divider electrically from the load, while transferring the voltage at the center of the voltage divider to the load. Because every piece of a real circuit tends to influence every other piece, voltage followers can be very handy for eliminating these interactions when they adversely affect the intended behavior of our circuits. o It is said that the voltage follower is used to isolate a signal source from a load. From your results, can you explain what that means?  Voltage followers are not perfect. They are not able to work properly under all conditions. o To see this, change R4 to 1Ω). o Rerun the simulation, mark the amplitude of the voltages shown, and print the plot for your report. o What do you observe now? Can you explain it? Refer to the spec sheet for the 741 op-amp on the links page. How have we changed the current through the chip by adding a smaller load resistance?  Finally, it was noted above that the input impedance of the voltage follower should be very large. Determine the input impedance by finding the ratio of the input voltage to the input current for the follower. o Return the value of R4 back to the original 100Ω). o Recall that R=V/I. We can obtain the voltage we need by placing a voltage marker at the non- inverting input (U1:+) of the op-amp. o PSpice will not allow us it place a current marker at the positive op-amp input. We can find the current anyway by finding the difference between the current through R2 and R3. Place a current marker on R2 and another on R3. o Set up an AC sweep for the circuit from 1 to 100kHz. o From your AC sweep results, add a trace of V(U1:+)/(I(R2)-I(R3)). (Note that your voltage divider resistors might have different names if you placed them on the schematic in a different order.) Include this plot in your report. o What is the input impedance of the op-amp in the voltage follower at low frequencies? (Since PSpice tries to be as realistic as possible, you should get a large but not infinite number.) o Run the sweep again from 100kHz to 100MegHz. Is the input impedance still high at very high frequencies? (Note M is mega and m is milli in PSPice voltage displays.) K.A. Connor, S. Bonner, P. Schoch 7 of 16 Revised: 12/4/2020 Rensselaer Polytechnic Institute Troy, New York, USA V Electronic Instrumentation ENGR-4300 Experiment 4 o When are these two signals approximately equal? It is at these frequencies that the circuit is acting like an integrator. Mark the point at which the two traces are within 100mV of each other. o Calculate fc=1/(2R2C1). How close are the amplitudes of the two signals at that frequency? At a frequency much greater than fc, the circuit should start behaving like an integrator. Mark the corner frequency on your plot. o Print this plot. Using an Op-amp Integrator to Integrate a DC Signal Another way to demonstrate that integration can be accomplished with this circuit is to replace the AC source with a DC source and a switch. U 1 u A 7 4 1 + 3 - 2 V + 7 V - 4 O U T 6 O S 1 1 O S 2 5 R 1 1 k R 2 1 0 0 k C 1 1 u F R l o a d 1 k V + 9 V d c V - - 9 V d c 0 0 0 0 0 V o u t V 1 0 . 1 V U 3 T C L O S E = 0 . 0 1 1 2 V V Figure C-4.  Modify your circuit by replacing the AC source with a DC source and a switch as shown in Figure C-4. o Note that the switch is set to close at time t=0.01sec. Use a voltage of 0.1V to avoid saturation problems. o The switch is called Sw_tClose and is in the EVAL library.  Analyze the circuit with PSpice. o Do a transient analysis for times from 0 to 150ms with a step of 10us. o Rather than plotting the output voltage (voltage at Vout), plot the negative of the output voltage. You should see that this circuit does seem to integrate reasonably well. o Print this plot. o How close is the output of your circuit to an integration of the input? The integration of a constant should be a ramp signal of slope equal to the constant. The output of an integrating op-amp circuit should be the inversion of the ramp signal multiplied by a constant equal to (1/(R1C1)). o Calculate the approximate slope of the output. Write it on your output plot. Also write the theoretical slope on the plot. For what range of times does it integrate reasonably well? (This is somewhat subjective.)  Modify the feedback capacitor o Decrease C2 to 0.01F and repeat the simulation. Only run it from 0 to 14ms this time. Don’t forget to plot the negative of the output voltage. o Print your output. o Mark the theoretical slope on the plot. Calculate the theoretical slope of the output. Don’t forget that the constant, 1/(R1C2), is different because C2 has changed. o Does the circuit integrate -- even approximately -- for any period of time? Can you think of any reason why we might prefer to use a smaller capacitor in the feedback loop, even though the circuit does not integrate as well over as long a period of time?  Create an ideal integrator K.A. Connor, S. Bonner, P. Schoch 10 of 16 Revised: 12/4/2020 Rensselaer Polytechnic Institute Troy, New York, USA 10k + TO ADC1 - + TO ADC2 - Electronic Instrumentation ENGR-4300 Experiment 4 o The circuit we have been looking at is a Miller integrator. An ideal integrator does not have an extra resistor in the feedback path. What would happen if we changed our circuit to an ideal integrator? o Set the feedback capacitor back to its initial value of 1uF. Remove the resistor from the feedback loop and run your transient analysis again. o You should see that the circuit no longer works. Negate the output voltage again. o Print your output. o What is wrong with the output? The ideal integrator circuit will operate on both the AC and DC inputs. In any real circuit -- no matter how good your equipment is -- noise will create a small variable DC offset voltage at the inputs. The problem with this circuit is that there is no DC feedback to keep the DC offset at the input from being integrated. Therefore, the output voltage will continuously increase and, in addition, it will be amplified by the full intrinsic gain of the op-amp. This immediately saturates the op- amp. Building an Op-amp Integrator and an Op-amp Differentiator In this part of the experiment, we will build an op-amp integrator and an op-amp differentiator on the protoboard and look at the output for a variety of inputs.  Build the op-amp integrator circuit as shown in Figure C-3.  Observe the behavior of the circuit at three representative frequencies. o Use the sine wave from the function generator for the voltage source, set the amplitude to 0.2V (0.4VP- P). o Obtain measurements of the input and output voltages at frequencies of 500Hz, 1kHz, and 5kHz. Add your experimental points for both the amplitude and phase to your PSpice AC sweep plot for the above circuit. o Obtain a picture of each of these signals with the Mobile Studio software .  Observe the output of the integrator for different types of inputs o Set the function generator to a frequency that gives reasonable signal amplitude and integrates fairly well. This is somewhat subjective; we just want you to see the shapes of the outputs for different input wave shapes. o Set the function generator to the following types of inputs:  sine wave  triangular wave  square wave o What should the integration of each of these types of inputs be? o Take a picture of the output for each input with the Mobile Studio software.  Create a differentiator. K.A. Connor, S. Bonner, P. Schoch 11 of 16 Revised: 12/4/2020 Rensselaer Polytechnic Institute Troy, New York, USA Electronic Instrumentation ENGR-4300 Experiment 4 V i n R 2 1 k V o u t V 3 9 V d c V 1 U 1 u A 7 4 1 3 2 7 4 6 1 5 + - V + V - O U T O S 1 O S 2 C 1 1 n V 2 - 9 V d c 1 k R 4 Figure C-5. o Remove the feedback capacitor, C2. Replace R1 with an input capacitor, C1=1F. Replace the 10k feedback resistor with a 1k resistor, R2. Your circuit should now look like Figure C-5.  Set the function generator to a frequency that gives a reasonable signal amplitude and differentiates fairly well. This is somewhat subjective; we just want you to see the shapes of the outputs for different input wave shapes.  Observe the output of the differentiator for different types of inputs. o Set the function generator to the following types of inputs:  sine wave  triangular wave  square wave o What should the differentiation of each of these types of inputs be? o Take a picture of each situation with the Mobile Studio software. Summary Op-amp circuits can be used to do both integration and differentiation. The ideal versions of both circuits are not realizable. Therefore, the real versions of these circuits do not work well at all frequencies. Also, as both types of circuits approach optimal mathematical performance, the amplitude of the output decreases. This makes designing an integrator or a differentiator a trade-off between the desired mathematical operation and signal strength. Part D – Using Op-Amps to Add and Subtract Signals Background Op-amp adders: Figure D-1 below shows an adder. Its behavior is governed by the following equation:        2 2 1 1 R V R V RfVout . Figure D-1. K.A. Connor, S. Bonner, P. Schoch 12 of 16 Revised: 12/4/2020 Rensselaer Polytechnic Institute Troy, New York, USA 1uF Electronic Instrumentation ENGR-4300 Experiment 4 1. PSpice transient of the voltage divider with 100Ω) load and no voltage follower. (1 pt) 2. PSpice transient of the voltage divider with 100Ω) load and a voltage follower. (1 pt) 3. PSpice transient of the voltage divider with 1Ω) load and a voltage follower. (1 pt) 4. PSpice AC sweep of the input impedance for the voltage follower. (2 pt) Answer the following questions: 1. Compare the transients of the output with and without the buffer circuit in place. What is the function of the buffer circuit? (2 pt) 2. Why is the follower unable to work properly with a small load resistor? (1 pt) 3. What is the typical value of the input impedance of the voltage follower when it is working properly at low frequencies? (1 pt) 4. Is the magnitude of the input impedance of the voltage follower high enough at high frequencies for it to work effectively? (1 pt) Part C (38 points) Include the following plots: 1. PSpice transient plot of the integrator. (1 pt) 2. AC sweep of amplitude (with three experimental points marked) and phase (with three experimental points marked.) The frequency at which the phase gets close to ideal should also be marked. (3 pt) 2. AC sweep plot of the integrator voltage and -Vin/RC with the location of fc and the place where the voltage gets close to ideal indicated. (2 pt) 3. PSpice plots of the integrator with DC source with slope and theoretical slope (if any) indicated on plot. One should be when C2=1uF and the other for C2=0.01uF (2 plots) (2 pt) 4. PSpice plot of the ideal integrator (without feedback resistor) (1 pt) 5. IOBoard pictures of your circuit trace (input vs. output) at 500Hz, 1kHz and 5kHz. (3 plots) (3 pt) 6. IOBoard pictures of your integrator output with sine wave, triangular wave and square wave inputs (input vs. output) (3 plots) (3 pt) 7. IOBoard picture of your differentiator output with sine wave, triangular wave and square wave inputs (input vs. output) (3 plots) (3 pt) Answer the following questions: 1. Using the rules for analyzing circuits with op-amps, derive the relationship between Vout and Vin for the integrator circuit. (3 pt) 2. Why is the integrator also called a low-pass filter? Take the limits of the transfer function at high and low frequencies to demonstrate this. (3 pt) 3. What are the features of the AC sweep and transient analysis of an integrator that show it is working more- or-less as expected according to the transfer function? For about what range of frequencies does it act like an inverting amplifier? For about what range of frequencies does it act like an integrator? (3 pt) 4. Consider the phase shift and the change in amplitude of the output in relation to the input when the circuit is behaving like an integrator. Use the expected change in phase and amplitude (from the ideal equation) to demonstrate that the circuit is actually integrating. (3 pt) 5. Why would we prefer to use the 0.01uF capacitor in the feedback loop even though the circuit does not integrate quite as well over as large a range? (1 pt) 6. What happens when we try to use an ideal integrator? (1 pt) 7. In the hardware implementation, you used a square-wave input to demonstrate that the integrator was working approximately correctly. If it were a perfect integrator, what would the output waveform look like? Is it close? (3 pt) 8. When we built the differentiator, what did the output waveform look like for the square-wave input? What did the differentiator circuit output look like for a triangular wave input? If it were a perfect differentiator, what would the output waveform look like? Is it close? (3 pt) Part D (10 points) Include the following plots: 1. Transient simulation of the output of the adder with both input resistors set to 1k. (1 pt) K.A. Connor, S. Bonner, P. Schoch 15 of 16 Revised: 12/4/2020 Rensselaer Polytechnic Institute Troy, New York, USA Electronic Instrumentation ENGR-4300 Experiment 4 2. Transient simulation from PSpice with R2 modified. (1 pt) Answer the following questions: 1. Demonstrate that the original adder circuit (plot D-1) works as expected. (3 pt) 2. Demonstrate that the modified adder circuit (plot D-2) works as expected. (3 pt). 3. Give an example of a system (electrical, mechanical, chemical or some combination) with negative feedback and an example of a system with positive feedback. (2 pt) Overall (8 points) 1. Material should be in logical order, easy to follow and complete. (6pt) 2. List member responsibilities. (2 pt) Total: 80 points for write up +20 for attendance = 100 points Attendance: 3 classes (20 points), 2 classes (10 points), 1 class (0 points), out of 20 possible points Minus 5 points for each late. No attendance at all = No grade for experiment. K.A. Connor, S. Bonner, P. Schoch 16 of 16 Revised: 12/4/2020 Rensselaer Polytechnic Institute Troy, New York, USA
Docsity logo



Copyright © 2024 Ladybird Srl - Via Leonardo da Vinci 16, 10126, Torino, Italy - VAT 10816460017 - All rights reserved