Docsity
Docsity

Prepare for your exams
Prepare for your exams

Study with the several resources on Docsity


Earn points to download
Earn points to download

Earn points by helping other students or get them with a premium plan


Guidelines and tips
Guidelines and tips

Final Examination with Resolution - Digital VLSI Design Systems | ECEN 5263, Exams of Electrical and Electronics Engineering

Material Type: Exam; Professor: Johnson; Class: VLSI DIGITAL SYS DES; Subject: Electrical and Computer Engineering ; University: Oklahoma State University - Stillwater; Term: Spring 2010;

Typology: Exams

2010/2011

Uploaded on 07/17/2011

koofers-user-ngv
koofers-user-ngv 🇺🇸

10 documents

1 / 4

Toggle sidebar

Related documents


Partial preview of the text

Download Final Examination with Resolution - Digital VLSI Design Systems | ECEN 5263 and more Exams Electrical and Electronics Engineering in PDF only on Docsity! ECEN 5263 Spring 2010 Final Exam WRITE YOUR NAME HERE A NSly ef All questions must be answered on test paper! Open Book, Open Notes I. Ifthe transistor below is fabricated in a process with a channel sheet resistance, R, = 10KQ, find the total channel resistance. Show your reasoning for full credit. R= TORR | eT KIe wes ECEN 5263 Spring 2010 Final Exam May 3,2010 page | of 4 2. An efficient CVSL circuit for XOR/XNOR is shown below. ¢> b. Draw a transistor level diagranfor a dual-rail partial swing pass transistor logic (CPL with keepers) KOR/XNOR gate. ECEN 5263 Spring 2010 Final Exam May 3,2010 page 2 of 4
Docsity logo



Copyright © 2024 Ladybird Srl - Via Leonardo da Vinci 16, 10126, Torino, Italy - VAT 10816460017 - All rights reserved