Docsity
Docsity

Prepare for your exams
Prepare for your exams

Study with the several resources on Docsity


Earn points to download
Earn points to download

Earn points by helping other students or get them with a premium plan


Guidelines and tips
Guidelines and tips

MOSFET Basics - Microelectronic Circuits | ECE 3040, Study notes of Electrical and Electronics Engineering

Material Type: Notes; Professor: Doolittle; Class: Microelectronic Circuits; Subject: Electrical & Computer Engr; University: Georgia Institute of Technology-Main Campus; Term: Unknown 1989;

Typology: Study notes

Pre 2010

Uploaded on 08/05/2009

koofers-user-cb9
koofers-user-cb9 šŸ‡ŗšŸ‡ø

10 documents

1 / 14

Toggle sidebar

Related documents


Partial preview of the text

Download MOSFET Basics - Microelectronic Circuits | ECE 3040 and more Study notes Electrical and Electronics Engineering in PDF only on Docsity! ECE 3040 - Dr. Alan DoolittleGeorgia Tech Lecture 24 MOSFET Basics (Understanding with no math) Reading: Pierret 17.1-17.2 and Jaeger 4.1-4.10 and Notes ECE 3040 - Dr. Alan DoolittleGeorgia Tech Flow of current from ā€œSourceā€ to ā€œDrainā€ is controlled by the ā€œGateā€ voltage. Control by the Gate voltage is achieved by modulating the conductivity of the semiconductor region just below the gate. This region is known as the channel MOS Transistor Qualitative Description ECE 3040 - Dr. Alan DoolittleGeorgia Tech MOS Transistor Qualitative Description Consider now the Inversion case: First, VDS = 0: ā€¢when VGS > VT , an induced n- type region, an ā€œinversion layerā€, forms in the channel and ā€œelectrically connectsā€ the source and drain. P-type Inversion layer (n-type) ECE 3040 - Dr. Alan DoolittleGeorgia Tech MOS Transistor Qualitative Description Inversion case, VGS > VT(continued): When VDS >0 , the induced n- type region allows current to flow between the source and drain. The induced channel ast like a simple resistor. Thus, this current, ID, depends linearly on the Drain voltage VD. This mode of operation is called the linear or ā€œtriodeā€* region. P-type Inversion layer (n-type) * ā€œTriodeā€ is a historical term from vacuum tube technology. ECE 3040 - Dr. Alan DoolittleGeorgia Tech Inversion case, VGS > VT(continued): Drain current verses drain voltage when in the linear or ā€œtriodeā€* region. MOS Transistor Qualitative Description ECE 3040 - Dr. Alan DoolittleGeorgia Tech MOS Transistor Qualitative Description Inversion case, VGS > VT(continued): The inversion layer eventually vanishes near the drain end of the channel. This is called ā€œPinch-Offā€ and results in a Flat ID-VDS curve ECE 3040 - Dr. Alan DoolittleGeorgia Tech Inversion case, VGS > VT(continued): ID-VDS curve for the ā€œSaturation Regionā€ The drain-source voltage, VDS, at which this occurs is called the saturation voltage, Vsat while the current is called the saturation current, IDsat. MOS Transistor Qualitative Description IDsat ECE 3040 - Dr. Alan DoolittleGeorgia Tech MOS Transistor Qualitative Description Inversion case, VGS > VT(continued): For VDS>Vsat the channel length, L, effectively changes by a value āˆ†L. The region of the channel, āˆ†L is depleted and thus, is high resistivity. Accordingly, almost all voltage increases in VDS>Vsat are ā€œdropped acrossā€ this portion of the channel. High electric fields in this region act similarly to the collector-base junction in a BJT in active mode, ā€œstrippingā€ or ā€œcollectingā€ carriers from the channel.
Docsity logo



Copyright Ā© 2024 Ladybird Srl - Via Leonardo da Vinci 16, 10126, Torino, Italy - VAT 10816460017 - All rights reserved