Docsity
Docsity

Prepare for your exams
Prepare for your exams

Study with the several resources on Docsity


Earn points to download
Earn points to download

Earn points by helping other students or get them with a premium plan


Guidelines and tips
Guidelines and tips

Problems with Solutions - Analog Integrated Circuits | ECE 4430, Assignments of Electrical and Electronics Engineering

Material Type: Assignment; Class: Analog Integra Circuits; Subject: Electrical & Computer Engr; University: Georgia Institute of Technology-Main Campus; Term: Fall 2004;

Typology: Assignments

Pre 2010

Uploaded on 08/05/2009

koofers-user-1o4
koofers-user-1o4 🇺🇸

5

(1)

10 documents

1 / 1

Toggle sidebar

Related documents


Partial preview of the text

Download Problems with Solutions - Analog Integrated Circuits | ECE 4430 and more Assignments Electrical and Electronics Engineering in PDF only on Docsity! ECE 4430 – Fall 2004 Page 2 Problem 2 - (10 points) a.) Draw the schematic of the circuit indicated below in the BJT layout and identify the collector, base and emitter terminals. b.) Draw the A-A’ cross-section to scale. The approximate physical thicknesses are: n+ emitter diffusion 1.3µm, p-base diffusion 2.6µm, n-epitaxial layer 10µm, n + buried collector diffusion (not seen from the top view) - into the epitaxial layer 4µm and into the substrate 8µm, all oxide and metal thickness are approximately 1µm. (You may approximate the oxides and diffusions with straight edges for simplicity.) Assume that a n+ buried layer is beneath all n-epitaxial regions. Solution a.) A A' Terminal 1 p+isolation Metal p base n-epitaxial Each square is 1µm x 1µm Fig. F99E1S2 Terminal 2 Terminal 3 n+ emitter. p-base n+ n+ buried layer p-iso n-epitaxial p-substrate n-epi n-epip-iso n+emitter Isolation Terminal 1 Terminal 3 Terminal 2 F99E1S2A b.) See layout on right.
Docsity logo



Copyright © 2024 Ladybird Srl - Via Leonardo da Vinci 16, 10126, Torino, Italy - VAT 10816460017 - All rights reserved